

FORM PTO-1449

INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.
SP035.C3APPLICATION NO.
08/990,414APPLICANT
Garg *et al.*FILING DATE
December 15, 1997GROUP
2783

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
<i>em</i>	AA1	4,901,233	02/1990	Liptay	395	375	<i> </i>
<i> </i>	AB1	4,903,196	02/1990	Pomerene <i>et al.</i>	364	200	<i> </i>
<i> </i>	AC1	4,942,525	07/1990	Shintani <i>et al.</i>	395	375	<i> </i>
<i> </i>	AD1	4,992,938	02/1991	Cocke <i>et al.</i>	364	200	<i> </i>
<i> </i>	AE1	5,067,069	11/1991	Fite <i>et al.</i>	395	375	<i> </i>
<i> </i>	AF1	5,109,495	04/1992	Fite <i>et al.</i>	395	375	<i> </i>
<i> </i>	AG1	5,142,633	08/1992	Murray <i>et al.</i>	395	375	<i> </i>
<i>D</i>	AH1	5,214,763	05/1993	Blaner <i>et al.</i>	395	375	<i> </i>

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
<i>ey</i>	AL1	0 515,166	11/1992	EP	<i>---</i>	<i>---</i>	Yes No
<i>W</i>	AM1	0 533,337	03/1993	EP	<i>---</i>	<i>---</i>	Yes No
<i>W</i>	AN1	WO 91/20,031	12/1991	WO	<i>---</i>	<i>---</i>	Yes No


OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

<i>em</i>	AR	1	"Critical Issues Regarding HPS, A High Performance Microarchitecture", Yale N. Patt, Stephen W. Melvin, Wen-Mei Hwu and Michael C. Shebanow; <u>The 18th Annual Workshop on Microprogramming</u> , Pacific Grove, California, Dec. 3-6, 1985, IEEE Computer Order No. 653, pp. 109-116.
<i> </i>	AS	1	"HPS, A New Microarchitecture: Rationale and Introduction", Yale N. Patt, Wen-Mei Hwu and Michael C. Shebanow; <u>The 18th Annual Workshop on Microprogramming</u> , Pacific Grove, California, Dec. 3-6, 1985; IEEE Computer Society Order No. 653, pp. 103-108.
<i> </i>	AT	1	Peleg <i>et al.</i> , "Future Trends in Microprocessors: Out-Of-Order Execution, Spec. Branching and Their CISC Performance Potential", March 1991.
<i> </i>	AU	1	Lightner <i>et al.</i> , "The Metaflow Architecture", pp. 11-12, 63-68, IEEE Micro Magazine, June 1991.
<i>W</i>	AV	1	John L. Hennessy & David A Patterson, <u>Computer Architecture A Quantitative Approach</u> , Ch. 6.4, 6.7 and pg. 449, 1990.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.



INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.
SP035.C3APPLICATION NO.
08/990,414APPLICANT
Garg *et al.*FILING DATE
December 15, 1997GROUP
2783

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
<i>[Signature]</i>	AA2	5,222,244	06/1993	Carbine <i>et al.</i>	395	800	<i>[Signature]</i>
	AB2	5,226,126	07/1993	McFarland <i>et al.</i>	395	375	<i>[Signature]</i>
	AC2	5,251,306	10/1993	Tran	395	375	<i>[Signature]</i>
	AD2	5,261,071	11/1993	Lyon	395	425	<i>[Signature]</i>
	AE2	5,345,569	09/1994	Tran	395	375	<i>[Signature]</i>
	AF2	5,398,330	03/1995	Johnson	395	375	<i>[Signature]</i>
	AG2	5,487,156	01/1996	Popescu <i>et al.</i>	395	375	<i>[Signature]</i>
	AH2	5,355,457	10/1994	Shebanow <i>et al.</i>	395	375	<i>[Signature]</i>

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
<i>[Signature]</i>	AL2	0 378 195 A3	07/1990	EP			Yes No
	AM2						Yes No
	AN2						Yes No


OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

<i>[Signature]</i>	AR	2	Hwu, Wen-mei, Steve Melvin, Mike Shebanow, Chein Chen, Jia-juin Wei, Yale Patt, "An HPS Implementation of VAX: Initial Design and Analysis", <u>Proceedings of the Nineteenth Annual Hawaii International Conference on System Sciences</u> , pp. 282-291, 1986.
	AS	2	Hwu <i>et al.</i> , "Experiments with HPS, a Restricted Data Flow Microarchitecture for High Performance Computers", <u>COMPCON 86</u> , 1986.
	AT	2	Hwu, Wen-mei and Yale N. Patt, "HPSm, a High Performance Restricted Data Flow Architecture Having Minimal Functionality", <u>Proceedings of the 18th International Symposium on Computer Architecture</u> , pp. 297-306, June 1986.
	AU	2	Yale N. Patt, Stephen W. Melvin, Wen-mei Hwu, Michael C. Shebanow, Chein Chen, Jiajuin Wei, "Run-Time Generation of HPS Microinstructions From a VAX Instruction Stream", <u>Proceedings of MICRO 19 Workshop</u> , New York, New York, pp. 1-7, October, 1986.
<i>[Signature]</i>	AV	2	Swenson, John A. and Yale N. Patt, "Hierarchical Registers for Scientific Computers", <u>St. Malo '88</u> , University of California at Berkeley, pp. 346-353, 1988.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. (Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.)



INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.
SP035.C3APPLICATION NO.
08/990,414APPLICANT
Garg *et al.*FILING DATE
December 15, 1997GROUP
2783

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA3	5,497,499	03/1996	Garg <i>et al.</i>	395	800	
	AB3	5,448,705	09/1995	Nguyen <i>et al.</i>	395	375	
	AC3						
	AD3						
	AE3						
	AF3						
	AG3						
	AH3						

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL3						Yes No
	AM3						Yes No
	AN3						Yes No


OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

	AR	<u>3</u>	Butler, Michael and Yale Patt, "An Improved Area-Efficient Register Alias Table for Implementing HPS", University of Michigan, Ann Arbor, Michigan, pp. 1-15, January, 1990.
	AS	<u>3</u>	Uvieghara, G.A., W.Hwu, Y. Nakagome, D.K. Jeong, D. Lee, D.A. Hodges, Y. Patt, "An Experimental Single-Chip Data Flow CPU", <u>Symposium on ULSI Circuits Design Digest of Technical Papers</u> , May, 1990.
	AT	<u>3</u>	Melvin, Stephen and Yale Patt, "Exploiting Fine-Grained Parallelism Through a Combination of Hardware and Software Techniques", <u>Proceedings From ISCA-18</u> , pp. 287-296, May, 1990.
	AU	<u>3</u>	Butler, Michael, Tse-Yu Yeh, Yale Patt, Mitch Alsup, Hunter Scales and Michael Shebanow, "Single Instruction Stream Parallelism Is Greater Than Two" <u>Proceedings of ISCA-18</u> , pp. 276-286, May, 1990.
	AV	<u>3</u>	Uvieghara, Gregory A., Wen-mei, W. Hwu, Yoshinobu Nakagome, Deog-Kyoon Jeong, David D. Lee, David A. Hodges and Yale Patt, "An Experimental Single-Chip Data Flow CPU", <u>IEEE Journal of Solid-State Circuits</u> , Vol. 27, No. 1, pp. 17-28, January, 1992.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.



FORM PTO-1449

INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.
SP035.C3APPLICATION NO.
08/990,414APPLICANT
Garg *et al.*FILING DATE
December 15, 1997GROUP
2783



U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA4						
	AB4						
	AC4						
	AD4						
	AE4						
	AF4						
	AG4						
	AH4						

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL4						Yes No
	AM4						Yes No
	AN4						Yes No


OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

	AR	<u>4</u>	Gee, Jeff, Stephen W. Melvin, Yale N. Patt, "The Implementation of Prolog via VAX 8600 Microcode", <u>Proceedings of Micro 19</u> , New York City, PP. 1-7, October, 1986.
	AS	<u>4</u>	Hwu, Wen-mei Hwu and Yale N. Patt, "Design Choices for the HPSm Microprocessor Chip", <u>Proceedings of the Twentieth Annual Hawaii International Conference on System Sciences</u> , pp. 330-336, 1987.
	AT	<u>4</u>	Wilson, James E., Steve Melvin, Michael Shebanow, Wen-mei Hwu and Yale N. Patt, "On Turning the Microarchitecture of an HPS Implementation of the VAX", <u>Proceedings of Micro 20</u> , pp. 162-167, December, 1987.
	AU	<u>4</u>	Hwu, Wen-mei and Yale N. Patt, "HPSm2: A Refined Single-chip Microengine", <u>HICSS '88</u> , pp. 30-40, 1988.
	AV	<u>4</u>	Keller, "Look-Ahead Processors"; Dec. 1975, pp. 177-194.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.



FORM PTO-1449

INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO.
SP035.C3APPLICATION NO.
08/990,414APPLICANT
Garg *et al.*FILING DATE
December 15, 1997GROUP
2783





U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA5						
	AB5						
	AC5						
	AD5						
	AE5						
	AF5						
	AG5						
	AH5						

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL5						Yes No
	AM5						Yes No
	AN5						Yes No

OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

	AR	<u>5</u>	Dwyer, A Multiple, Out-of-Order, Instruction Issuing System For SuperScaler Processors, (All); Aug. 1991.
	AS	<u>5</u>	Lightner <i>et al.</i> , "The Metaflow Lightning" Chip Set Mar. 1991 <i>IEEE Lightning Outlined. Microprocessor Report Sep. 1990.</i>
	AT	<u>5</u>	Michael D. Smith <i>et al.</i> , "Limits on Multiple Instruction Issue," <u>Computer Architecture News</u> , No. 2, April 17, 1989, pp. 290-302.
	AU	<u>5</u>	Gurindar S. Sohi <i>et al.</i> , "Instruction Issue Logic for High Performance, Interruptable Pipelined Processors," <i>The 14th Annual International Symposium on Computer Architecture</i> , June 2-5, 1987, pp. 27-34.
	AV	<u>5</u>	

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.